Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 | [ { "PEBS": "1", "EventCode": "0xF7", "Counter": "0,1,2,3", "UMask": "0x1", "EventName": "FP_ASSIST.ALL", "SampleAfterValue": "20000", "BriefDescription": "X87 Floating point assists (Precise Event)" }, { "PEBS": "1", "EventCode": "0xF7", "Counter": "0,1,2,3", "UMask": "0x4", "EventName": "FP_ASSIST.INPUT", "SampleAfterValue": "20000", "BriefDescription": "X87 Floating poiint assists for invalid input value (Precise Event)" }, { "PEBS": "1", "EventCode": "0xF7", "Counter": "0,1,2,3", "UMask": "0x2", "EventName": "FP_ASSIST.OUTPUT", "SampleAfterValue": "20000", "BriefDescription": "X87 Floating point assists for invalid output value (Precise Event)" }, { "EventCode": "0x10", "Counter": "0,1,2,3", "UMask": "0x2", "EventName": "FP_COMP_OPS_EXE.MMX", "SampleAfterValue": "2000000", "BriefDescription": "MMX Uops" }, { "EventCode": "0x10", "Counter": "0,1,2,3", "UMask": "0x80", "EventName": "FP_COMP_OPS_EXE.SSE_DOUBLE_PRECISION", "SampleAfterValue": "2000000", "BriefDescription": "SSE* FP double precision Uops" }, { "EventCode": "0x10", "Counter": "0,1,2,3", "UMask": "0x4", "EventName": "FP_COMP_OPS_EXE.SSE_FP", "SampleAfterValue": "2000000", "BriefDescription": "SSE and SSE2 FP Uops" }, { "EventCode": "0x10", "Counter": "0,1,2,3", "UMask": "0x10", "EventName": "FP_COMP_OPS_EXE.SSE_FP_PACKED", "SampleAfterValue": "2000000", "BriefDescription": "SSE FP packed Uops" }, { "EventCode": "0x10", "Counter": "0,1,2,3", "UMask": "0x20", "EventName": "FP_COMP_OPS_EXE.SSE_FP_SCALAR", "SampleAfterValue": "2000000", "BriefDescription": "SSE FP scalar Uops" }, { "EventCode": "0x10", "Counter": "0,1,2,3", "UMask": "0x40", "EventName": "FP_COMP_OPS_EXE.SSE_SINGLE_PRECISION", "SampleAfterValue": "2000000", "BriefDescription": "SSE* FP single precision Uops" }, { "EventCode": "0x10", "Counter": "0,1,2,3", "UMask": "0x8", "EventName": "FP_COMP_OPS_EXE.SSE2_INTEGER", "SampleAfterValue": "2000000", "BriefDescription": "SSE2 integer Uops" }, { "EventCode": "0x10", "Counter": "0,1,2,3", "UMask": "0x1", "EventName": "FP_COMP_OPS_EXE.X87", "SampleAfterValue": "2000000", "BriefDescription": "Computational floating-point operations executed" }, { "EventCode": "0xCC", "Counter": "0,1,2,3", "UMask": "0x3", "EventName": "FP_MMX_TRANS.ANY", "SampleAfterValue": "2000000", "BriefDescription": "All Floating Point to and from MMX transitions" }, { "EventCode": "0xCC", "Counter": "0,1,2,3", "UMask": "0x1", "EventName": "FP_MMX_TRANS.TO_FP", "SampleAfterValue": "2000000", "BriefDescription": "Transitions from MMX to Floating Point instructions" }, { "EventCode": "0xCC", "Counter": "0,1,2,3", "UMask": "0x2", "EventName": "FP_MMX_TRANS.TO_MMX", "SampleAfterValue": "2000000", "BriefDescription": "Transitions from Floating Point to MMX instructions" }, { "EventCode": "0x12", "Counter": "0,1,2,3", "UMask": "0x4", "EventName": "SIMD_INT_128.PACK", "SampleAfterValue": "200000", "BriefDescription": "128 bit SIMD integer pack operations" }, { "EventCode": "0x12", "Counter": "0,1,2,3", "UMask": "0x20", "EventName": "SIMD_INT_128.PACKED_ARITH", "SampleAfterValue": "200000", "BriefDescription": "128 bit SIMD integer arithmetic operations" }, { "EventCode": "0x12", "Counter": "0,1,2,3", "UMask": "0x10", "EventName": "SIMD_INT_128.PACKED_LOGICAL", "SampleAfterValue": "200000", "BriefDescription": "128 bit SIMD integer logical operations" }, { "EventCode": "0x12", "Counter": "0,1,2,3", "UMask": "0x1", "EventName": "SIMD_INT_128.PACKED_MPY", "SampleAfterValue": "200000", "BriefDescription": "128 bit SIMD integer multiply operations" }, { "EventCode": "0x12", "Counter": "0,1,2,3", "UMask": "0x2", "EventName": "SIMD_INT_128.PACKED_SHIFT", "SampleAfterValue": "200000", "BriefDescription": "128 bit SIMD integer shift operations" }, { "EventCode": "0x12", "Counter": "0,1,2,3", "UMask": "0x40", "EventName": "SIMD_INT_128.SHUFFLE_MOVE", "SampleAfterValue": "200000", "BriefDescription": "128 bit SIMD integer shuffle/move operations" }, { "EventCode": "0x12", "Counter": "0,1,2,3", "UMask": "0x8", "EventName": "SIMD_INT_128.UNPACK", "SampleAfterValue": "200000", "BriefDescription": "128 bit SIMD integer unpack operations" }, { "EventCode": "0xFD", "Counter": "0,1,2,3", "UMask": "0x4", "EventName": "SIMD_INT_64.PACK", "SampleAfterValue": "200000", "BriefDescription": "SIMD integer 64 bit pack operations" }, { "EventCode": "0xFD", "Counter": "0,1,2,3", "UMask": "0x20", "EventName": "SIMD_INT_64.PACKED_ARITH", "SampleAfterValue": "200000", "BriefDescription": "SIMD integer 64 bit arithmetic operations" }, { "EventCode": "0xFD", "Counter": "0,1,2,3", "UMask": "0x10", "EventName": "SIMD_INT_64.PACKED_LOGICAL", "SampleAfterValue": "200000", "BriefDescription": "SIMD integer 64 bit logical operations" }, { "EventCode": "0xFD", "Counter": "0,1,2,3", "UMask": "0x1", "EventName": "SIMD_INT_64.PACKED_MPY", "SampleAfterValue": "200000", "BriefDescription": "SIMD integer 64 bit packed multiply operations" }, { "EventCode": "0xFD", "Counter": "0,1,2,3", "UMask": "0x2", "EventName": "SIMD_INT_64.PACKED_SHIFT", "SampleAfterValue": "200000", "BriefDescription": "SIMD integer 64 bit shift operations" }, { "EventCode": "0xFD", "Counter": "0,1,2,3", "UMask": "0x40", "EventName": "SIMD_INT_64.SHUFFLE_MOVE", "SampleAfterValue": "200000", "BriefDescription": "SIMD integer 64 bit shuffle/move operations" }, { "EventCode": "0xFD", "Counter": "0,1,2,3", "UMask": "0x8", "EventName": "SIMD_INT_64.UNPACK", "SampleAfterValue": "200000", "BriefDescription": "SIMD integer 64 bit unpack operations" } ] |