Elixir Cross Referencer

Open Menu / tools / perf / pmu-events / arch / x86 / bonnell / memory.json
Loading...
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
[
    {
        "EventCode": "0x5",
        "Counter": "0,1",
        "UMask": "0xf",
        "EventName": "MISALIGN_MEM_REF.SPLIT",
        "SampleAfterValue": "200000",
        "BriefDescription": "Memory references that cross an 8-byte boundary."
    },
    {
        "EventCode": "0x5",
        "Counter": "0,1",
        "UMask": "0x9",
        "EventName": "MISALIGN_MEM_REF.LD_SPLIT",
        "SampleAfterValue": "200000",
        "BriefDescription": "Load splits"
    },
    {
        "EventCode": "0x5",
        "Counter": "0,1",
        "UMask": "0xa",
        "EventName": "MISALIGN_MEM_REF.ST_SPLIT",
        "SampleAfterValue": "200000",
        "BriefDescription": "Store splits"
    },
    {
        "EventCode": "0x5",
        "Counter": "0,1",
        "UMask": "0x8f",
        "EventName": "MISALIGN_MEM_REF.SPLIT.AR",
        "SampleAfterValue": "200000",
        "BriefDescription": "Memory references that cross an 8-byte boundary (At Retirement)"
    },
    {
        "EventCode": "0x5",
        "Counter": "0,1",
        "UMask": "0x89",
        "EventName": "MISALIGN_MEM_REF.LD_SPLIT.AR",
        "SampleAfterValue": "200000",
        "BriefDescription": "Load splits (At Retirement)"
    },
    {
        "EventCode": "0x5",
        "Counter": "0,1",
        "UMask": "0x8a",
        "EventName": "MISALIGN_MEM_REF.ST_SPLIT.AR",
        "SampleAfterValue": "200000",
        "BriefDescription": "Store splits (Ar Retirement)"
    },
    {
        "EventCode": "0x5",
        "Counter": "0,1",
        "UMask": "0x8c",
        "EventName": "MISALIGN_MEM_REF.RMW_SPLIT",
        "SampleAfterValue": "200000",
        "BriefDescription": "ld-op-st splits"
    },
    {
        "EventCode": "0x5",
        "Counter": "0,1",
        "UMask": "0x97",
        "EventName": "MISALIGN_MEM_REF.BUBBLE",
        "SampleAfterValue": "200000",
        "BriefDescription": "Nonzero segbase 1 bubble"
    },
    {
        "EventCode": "0x5",
        "Counter": "0,1",
        "UMask": "0x91",
        "EventName": "MISALIGN_MEM_REF.LD_BUBBLE",
        "SampleAfterValue": "200000",
        "BriefDescription": "Nonzero segbase load 1 bubble"
    },
    {
        "EventCode": "0x5",
        "Counter": "0,1",
        "UMask": "0x92",
        "EventName": "MISALIGN_MEM_REF.ST_BUBBLE",
        "SampleAfterValue": "200000",
        "BriefDescription": "Nonzero segbase store 1 bubble"
    },
    {
        "EventCode": "0x5",
        "Counter": "0,1",
        "UMask": "0x94",
        "EventName": "MISALIGN_MEM_REF.RMW_BUBBLE",
        "SampleAfterValue": "200000",
        "BriefDescription": "Nonzero segbase ld-op-st 1 bubble"
    },
    {
        "EventCode": "0x7",
        "Counter": "0,1",
        "UMask": "0x81",
        "EventName": "PREFETCH.PREFETCHT0",
        "SampleAfterValue": "200000",
        "BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed."
    },
    {
        "EventCode": "0x7",
        "Counter": "0,1",
        "UMask": "0x82",
        "EventName": "PREFETCH.PREFETCHT1",
        "SampleAfterValue": "200000",
        "BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT1 instructions executed."
    },
    {
        "EventCode": "0x7",
        "Counter": "0,1",
        "UMask": "0x84",
        "EventName": "PREFETCH.PREFETCHT2",
        "SampleAfterValue": "200000",
        "BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT2 instructions executed."
    },
    {
        "EventCode": "0x7",
        "Counter": "0,1",
        "UMask": "0x86",
        "EventName": "PREFETCH.SW_L2",
        "SampleAfterValue": "200000",
        "BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executed"
    },
    {
        "EventCode": "0x7",
        "Counter": "0,1",
        "UMask": "0x88",
        "EventName": "PREFETCH.PREFETCHNTA",
        "SampleAfterValue": "200000",
        "BriefDescription": "Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed"
    },
    {
        "EventCode": "0x7",
        "Counter": "0,1",
        "UMask": "0x10",
        "EventName": "PREFETCH.HW_PREFETCH",
        "SampleAfterValue": "2000000",
        "BriefDescription": "L1 hardware prefetch request"
    },
    {
        "EventCode": "0x7",
        "Counter": "0,1",
        "UMask": "0xf",
        "EventName": "PREFETCH.SOFTWARE_PREFETCH",
        "SampleAfterValue": "200000",
        "BriefDescription": "Any Software prefetch"
    },
    {
        "EventCode": "0x7",
        "Counter": "0,1",
        "UMask": "0x8f",
        "EventName": "PREFETCH.SOFTWARE_PREFETCH.AR",
        "SampleAfterValue": "200000",
        "BriefDescription": "Any Software prefetch"
    }
]